
CY284108
........................ Document #: 38-07713 Rev. *B Page 5 of 16
Byte 0: Control Register 0
Bit
@Pup
Name
Description
7
1
RESERVED
6
1
RESERVED
5
1
RESERVED
4
1
SRC[T/C]4
SRC[T/C]4 Output Enable
0 = Disable (Tri-state), 1 = Enable
3
1
SRC[T/C]3
SRC[T/C]3 Output Enable
0 = Disable (Tri-state), 1 = Enable
2
1
SRC[T/C]2
SRC[T/C]2 Output Enable
0 = Disable (Tri-state), 1 = Enable
1
SRC[T/C]1
SRC[T/C]1 Output Enable
0 = Disable (Tri-state), 1 = Enable
0
1
SRC[T/C]0
SRC[T/C]0 Output Enable
0 = Disable (Tri-state), 1 = Enable
Byte 1: Control Register 1
Bit
@Pup
Name
Description
7
1
REF1
REF1 Output Enable
0 = Disable, 1 = Enable
6
1
REF0
REF0 Output Enable
0 = Disable, 1 = Enable
5
1
CPU[T/C]3
CPU[T/C]3 Output Enable
0 = Disable (Tri-state), 1 = Enable
4
1
CPU[T/C]2
CPU[T/C]2 Output Enable
0 = Disable (Tri-state), 1 = Enable
3
1
RESERVED
2
1
CPU[T/C]1
CPU[T/C]1 Output Enable
0 = Disable (Tri-state), 1 = Enable
1
CPU[T/C]0
CPU[T/C]0 Output Enable
0 = Disable (Tri-state), 1 = Enable
00
CPU
SRC
PCIF
PCI
PLL1 Spread Spectrum Enable
0 = Spread off, 1 = Spread on
Byte 2: Control Register 2
Bit
@Pup
Name
Description
7
1
PCI3
PCI3 Output Enable
0 = Disable, 1 = Enable
6
1
PCI2
PCI2 Output Enable
0 = Disable, 1 = Enable
5
1
PCI1
PCI1 Output Enable
0 = Disable, 1 = Enable
4
1
PCI0
PCI0 Output Enable
0 = Disable, 1 = Enable
3
1
PCIF2
PCIF2 Output Enable
0 = Disable, 1 = Enable
2
1
PCIF1
PCIF1 Output Enable
0 = Disable, 1 = Enable
1
PCIF0
PCIF0 Output Enable
0 = Disable, 1 = Enable